Low Power , Low Area , Monolithic Oversampling Digital to Analog Conversion
نویسنده
چکیده
This thesis project examines the design of a monolithic audio-band digital-to-analog (D/A) converter with the objective of achieving a high signal-to-noise ratio, low analog die area consumption, and low static power dissipation. Issues relating to system design, digital signal processing, sigma-delta modulation, D/A topology selection, and switched-capacitor filter design are covered. The Direct Charge Transfer filtering technique in particular is analyzed in detail, confirming its suitability and superiority over traditional switched-capacitor filtering techinques for the given project requirenents. The end result of this project was the design of a D/A converter that achieved an SNR of 92dB with an analog die area consumption of 0.187mm 2 and a static power dissipation of 2.2mW in a 0.25pm CMOS process with a 2.5V supply voltage. Thesis Supervisor: James K. Roberge Title: Professor of Electrical Engineering Thesis Supervisor: Sean J. Wang Title: Senior Engineer, Qualcomm, Inc.
منابع مشابه
A Digital Common-Mode Rejection Technique for Differential Analog-to-Digital Conversion
A multibit analog-to-digital converter can achieve high resolution with a lower order modulator and lower oversampling ratio than a single-bit design, but it requires a multibit internal flash analog-to-digital converter rather than a simple comparator. In an implementation with a fully differential analog front end, the flash analog-to-digital converter must quantize a differential voltage rel...
متن کاملDesign of A high performance low-power consumption discrete time Second order Sigma-Delta modulator used for Analog to Digital Converter
This paper presents the design and simulations results of a switched-capacitor discrete time Second order Sigma-Delta modulator used for a resolution of 14 bits Sigma-Delta analog to digital converter. The use of operational amplifier is necessary for low power consumption, it is designed to provide large bandwidth and moderate DC gain. With 0.35μm CMOS technology, the ΣΔ modulator achieves 86 ...
متن کاملLow-power decimation filters for oversampling ADCs via the decorrelating (DECOR) transform
The area and power consumption of oversampling analog-to-digital converters (ADCs) are governed largely by the associated digital decimation filter. This paper presents a low power, area-efficient digital decimation filter for an oversampling ADC application that employs the decorrelating (DECOR) transform in order to reduce the power dissipation and area. The DECOR transform exploits the corre...
متن کاملSpeed Optimization and Capacitor Mismatch Calibration for High-Resolution High-Speed Pipelined A/D Converters
System-on-a-chip (SOC) requires integration of analog circuits and digital circuits on a single silicon chip to decrease cost, power dissipation, volume and radiant noise from the data bus on the printed circuit board (PCB). For these mixed-signal intergrated circuits, the standard digital CMOS technology is the best choice in view of cost, power dissipation and implementation convenience. The ...
متن کاملDesign and Implementation of a Low Power Second Order Sigma-Delta ADC
Sigma-Delta (∑-∆) analog to digital converters are well known for its use in high accuracy wireless communication applications. It is alternative for low power, high resolution (greater than 12 bits) converters, which can be ultimately integrated on digital signal Processor ICs. In this work Over Sampling concept is used to address the problem of power dissipation and noise in ADCs. In this pap...
متن کامل